



# SPW55N80C3FKSA1 alternative

MOSFET N-Ch 850V 54.9A TO247-3



## SPW55N80C3FKSA1 alternative Datasheet N-Channel 800 V (D-S) Super Junction Power MOSFET



PRODUCT SUMMARY		
V <sub>DS</sub> (V) at T <sub>J</sub> max.	800	
R <sub>DS(on)</sub> at 25 °C (Ω)	V <sub>GS</sub> = 10 V	0.09
Q <sub>g</sub> max. (nC)		273
Q <sub>gs</sub> (nC)		46
Q <sub>gd</sub> (nC)		79
Configuration	Single	

### FEATURES

- Low figure-of-merit (FOM) R<sub>on</sub> x Q<sub>g</sub>
- Low input capacitance (C<sub>iss</sub>)
- Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>g</sub>)
- Avalanche energy rated (UIS)



TO-247AC



N-Channel MOSFET

### APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> = 25 °C, unless otherwise noted)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V <sub>DS</sub>	800	V
Gate-Source Voltage	V <sub>GS</sub>	± 30	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	I <sub>D</sub>	47	A
		30	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	142	
Linear Derating Factor		3.3	W/°C
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	1410	mJ
Maximum Power Dissipation	P <sub>D</sub>	415	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope	T <sub>J</sub> = 125 °C	37	V/ns
Reverse Diode dV/dt <sup>d</sup>		9	
Soldering Recommendations (Peak Temperature) <sup>c</sup>	for 10 s	300	°C

#### Notes

- Repetitive rating; pulse width limited by maximum junction temperature.
- V<sub>DD</sub> = 50 V, starting T<sub>J</sub> = 25 °C, L = 28.2 mH, R<sub>g</sub> = 25 Ω, I<sub>AS</sub> = 10 A.
- 1.6 mm from case.
- I<sub>SD</sub> ≤ I<sub>D</sub>, dI/dt = 100 A/μs, starting T<sub>J</sub> = 25 °C.

## THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	40	$^{\circ}\text{C}/\text{W}$
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	0.3	

## SPECIFICATIONS ( $T_J = 25^{\circ}\text{C}$ , unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
<b>Static</b>								
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$		800	-	-	V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25^{\circ}\text{C}$ , $I_D = 1 \text{ mA}$		-	0.70	-	$^{\circ}\text{C}/\text{V}$	
Gate-Source Threshold Voltage (N)	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$		2	-	4	V	
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}$		-	-	$\pm 100$	nA	
		$V_{GS} = \pm 30 \text{ V}$		-	-	$\pm 1$	$\mu\text{A}$	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 650 \text{ V}$ , $V_{GS} = 0 \text{ V}$		-	-	1	$\mu\text{A}$	
		$V_{DS} = 520 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 125^{\circ}\text{C}$		-	-	25		
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$	$I_D = 24 \text{ A}$	-	0.09	-	$\Omega$	
Forward Transconductance	$g_{fs}$	$V_{DS} = 30 \text{ V}$ , $I_D = 24 \text{ A}$		-	16.7	-	S	
<b>Dynamic</b>								
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 100 \text{ V}$ , $f = 1 \text{ MHz}$		-	6282	-	pF	
Output Capacitance	$C_{oss}$			-	251	-		
Reverse Transfer Capacitance	$C_{rss}$			-	1	-		
Effective Output Capacitance, Energy Related <sup>a</sup>	$C_{o(er)}$	$V_{DS} = 0 \text{ V}$ to $520 \text{ V}$ , $V_{GS} = 0 \text{ V}$		-	192	-	nC	
Effective Output Capacitance, Time Related <sup>b</sup>	$C_{o(tr)}$			-	665	-		
Total Gate Charge	$Q_g$	$V_{GS} = 10 \text{ V}$	$I_D = 24 \text{ A}$ , $V_{DS} = 520 \text{ V}$	-	182	273	ns	
Gate-Source Charge	$Q_{gs}$			-	46	-		
Gate-Drain Charge	$Q_{gd}$	$V_{DD} = 520 \text{ V}$ , $I_D = 6 \text{ A}$ , $V_{GS} = 10 \text{ V}$ , $R_g = 9.1 \Omega$		-	79	-	ns	
Turn-On Delay Time	$t_{d(on)}$			-	47	94		
Rise Time	$t_r$			-	87	131		
Turn-Off Delay Time	$t_{d(off)}$			-	156	234		
Fall Time	$t_f$			-	103	206		
Gate Input Resistance	$R_g$	$f = 1 \text{ MHz}$ , open drain		-	0.64	-	$\Omega$	
<b>Drain-Source Body Diode Characteristics</b>								
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p - n junction diode		-	-	47	A	
Pulsed Diode Forward Current	$I_{SM}$			-	-	139		
Diode Forward Voltage	$V_{SD}$	$T_J = 25^{\circ}\text{C}$ , $I_S = 24 \text{ A}$ , $V_{GS} = 0 \text{ V}$		-	0.9	1.2	V	
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}$ , $I_F = I_S = 24 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_R = 25 \text{ V}$		-	753	1506	ns	
Reverse Recovery Charge	$Q_{rr}$			-	14	28	$\mu\text{C}$	
Reverse Recovery Current	$I_{RRM}$			-	28	-	A	

### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .
- b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .

## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 2 - Typical Output Characteristics




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 3 - Typical Transfer Characteristics




Fig. 6 -  $C_{oss}$  and  $E_{oss}$  vs.  $V_{DS}$

# SPW55N80C3FKSA1 alternative




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 11 - Temperature vs. Drain-to-Source Voltage




Fig. 9 - Maximum Safe Operating Area

# SPW55N80C3FKSA1 alternative




Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 14 - Switching Time Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 15 - Unclamped Inductive Test Circuit





Fig. 18 - Gate Charge Test Circuit



**Fig. 19 - For N-Channel**